The reversible circuit synthesis problem can be reduced to permutation group. This allows Schreier-Sims Algorithm for the strong generating set-finding problem to be used to find tight bounds on the synthesis of 3-bit reversible circuits using the NFT library. The tight bounds include the maximum and minimum length of 3-bit reversible circuits, the maximum and minimum cost of 3-bit reversible circuits. The analysis shows better results than that found in the literature for the lower bound of the cost. The analysis also shows that there are 1960 universal reversible sub-libraries from the main NFT library.
Introduction
Reversible logic [2, 11] is one of the hot areas of research. It has many applications in quantum computation [14, 23] , low-power CMOS [9, 5] and many more. Synthesis of reversible circuits cannot be done using conventional ways [29] . Synthesis and optimization of Boolean systems on non-standard computers that promise to do computation more powerfully [26] than classical computers, such as quantum computers, is an essential aim in the exploration of the benefits that may be gain from such systems.
A lot of work has been done trying to find an efficient reversible circuit for an arbitrary reversible function. In one of the research directions, it was shown that the process of synthesizing linear reversible circuits can be reduced to a row reduction problem of n × n non-singular matrix [24] . Standard row reduction methods such as Gaussian elimination and LU-decomposition have been proposed [3] . In another research direction, search algorithms and template matching tools using reversible gates libraries have been used [10, 17, 21, 22] . These will work efficiently for small circuits. A method is given in [15] , where a very useful set of transformations for Boolean quantum circuits is shown. In this method, extra auxiliary bits are used in the construction that will increase the hardware cost. In [31] , it was shown that there is a direct correspondence between reversible Boolean operations and certain forms of classical logic known as Reed-Muller expansions. This arises the possibility of handling the problem of synthesis and optimization of reversible Boolean logic within the field of Reed-Muller logic. A lot of work has been done trying to find an efficient reversible circuit for an arbitrary multi-output Boolean functions by using templates [18, 19] and data-structure-based optimization [25] . A method to generate an optimal 4-bit reversible circuits has been proposed [13] . Benchmarks for reversible circuits have been established [20] .
Recently, the study of reversible logic synthesis problem using group theory is gaining more attention. Investigation on the universality of the basic building blocks of reversible circuit has been done [28, 6] . A relation between Young subgroups and the reversible logic synthesis problem has been proposed [7] . A comparison between the decomposition of reversible circuit and quantum circuit using group theory has been shown [8] . A GAP-based algorithms to synthesize reversible circuits for various types of gate with various gate costs has been proposed [30] .
The aim of the paper is to answer the following questions for the synthesis of 3-bit reversible circuits using NFT library: 
Reversible Circuits
To build a reversible circuit with n variables, an n × n reversible circuit is used. C n N OT gate is the main primitive gate that is used to build the circuit since it is shown to be universal for reversible computation [29] . C n N OT gate is defined as follows:
n N OT is a reversible gate denoted as,
with n inputs: x 1 , x 2 ,. . . , x n−1 (known as control bits) and f in (known as target bit), and n outputs: y 1 , y 2 ,. . . , y n−1 and f out . The operation of the C n N OT gate is defined as follows,
i.e. the target bit will be flipped if and only if all the control bits are set to 1. Some special cases of the general C n N OT gate have their own names, C 1 N OT gate with no control bits is called N OT gate as shown in Fig. 1-b , where the bit will be flipped unconditionally. C 2 N OT gate with one control bit is called Feynman gate as shown in Fig. 1 -c. C 3 N OT gate with two control bits is called Toffoli gate as shown in Fig. 1-d. For the sake of readability C 1 N OT , C 2 N OT and C 3 N OT will be written for short as N , F and T respectively where the control and/or target bits will be shown in the subscript of the gate, for example, a 3-bit reversible circuit synthesized using N ,F and T gates can contain 12 possible gates, as shown in Fig.2 , that perform as follows: 
A reversible circuit is a cascade of one or more C n N OT gates, for example, a 3-bit reversible circuit shown in Fig.4 -a can be written for short as (T 123 F 23 N 2 T 132 F 13 F 31 ), where the truth table of this circuit is shown in Fig.4 -b. Another way to write this truth table is (0, 1, 2, 3, 4, 5, 6, 7) → (2, 6, 5, 4, 7, 1, 0, 3), or simply (2, 6, 5, 4, 7, 1, 0, 3) which is called the specification of the circuit.
Quantum Cost
Quantum cost is a term used to refer to the technological cost of building C n N OT gates. The quantum cost of a reversible circuit is subject to optimization as well as the number of C n N OT gates used in the circuit. The quantum cost of a C n N OT gate is based primarily on the number of bits involved in the gate, i.e. the number of elementary operations required to build the C n N OT gate [1] . Figure 3 : Decomposition of T gate as 5 elementary 2-qubit gates.
When implementing a reversible gate circuit on a quantum computer, four elementary quantum gates are used [1] : N gate, F gate, Controlled-V and Controlled-V + gates, where
where I is the identity. The cost of a 2-qubit gate is much larger than that of a 1-qubit gate. In this paper, the cost of N gate is ignored as in [30] to be able to compare results, and assume that the cost of any 2-qubit gate is equal to 1. The cost of a reversible circuit is measured by the number of 2-qubit gates used in its implementation as a quantum circuit, so, the quantum cost of T gate is 5 as shown in Fig.3. 
Basic Notions
In this section, the basic notions for reversible circuit, permutation group, NFT library, the relationship between reversible logic circuits and permutation group theory will be reviewed. Definition 2.2 Let X = {0, 1}. A Boolean function f with n input variables, x 1 , . . . , x n , and n output variables, y 1 , . . . , y n , is a function f : X n → X n , where (x 1 , . . . , x n ) ∈ X n is called the input vector and (y 1 , . . . , y n ) ∈ X n is called the output vector.
Definition 2.3
An n-input n-output Boolean function is reversible (n × n function) if it maps each input vector to a unique output vector, i.e. a one-to-one, onto function (bijection).
There are 2 n ! reversible n × n Boolean functions. For n = 3, there are 40,320 3-input 3-output reversible functions. Definition 2.4 An n-input n-output reversible gate (or circuit) is a gate that realizes an n × n reversible function.
Definition 2.5 A set of reversible gates that can be used to build a reversible circuit is called a gate library L. Definition 2.6 A universal reversible gate library L n is a set of reversible gates that can be used to build any reversible circuit with n-input n-output. Definition 2.7 Consider a finite set A = {1, 2, ..., N } and a bijection σ : A → A, then σ can be written as,
i.e. σ is a permutation of A. Let A be an ordered set, then the top row can be eliminated and σ can be written as,
Any reversible circuit with n-input n-output can be considered as a permutation σ and Eqn.5 is called the specification of this reversible circuit such that N = 2 n .
a. The set of all permutations on A forms a symmetric group on A under composition of mappings [16] , denoted by S N [4] . A permutation group G is a subgroup [16] of the symmetric group S N . A universal reversible gate library L n is called the generators of the group. Another important notation of a permutation is the product of disjoint cycles [4] . For example, 1, 2, 3, 4, 5, 6, 7, 8 3, 2, 5, 4, 6, 1, 8, 7 will be written as (1, 3, 5, 6)(7, 8). The identity mapping "()" is called the unit element in a permutation group. A product p * q of two permutations p and q means applying mapping p then q, which is equivalent to cascading p and q.
The one-to-one correspondence between a n×n reversible circuit and a permutation on A = {1, 2, ..., N } is established as done in [30] . In the permutation group references, A begins from one, instead of zero. Therefore, we have the following relation [30] : < X N , X N −1 , . . . , X 1 > 2 = index(X N , . . . , X 1 ) − 1. Using the integer coding, a permutation is considered as a bijective function f : {1, 2, . . . , N } → {1, 2, . . . , N }.
Cascading two generators is equivalent to multiplying two permutations. In what follows, a n × n reversible gate is not distinguished from a permutation in S N . The set of 12 gates shown in Fig. 2 and performs as shown in Eqn.3 can be re-written as product of disjoint cycles as follows, 
Schreier-Sims Algorithm
Let A be a finite set. The Symmetric group, Sym(A), is the group of all bijections from A to itself.
, and the chain of subgroups,
defined by
A strong generating set for G relative to B, denoted S, is a set S ⊆ G and for every i with 1
holds. This allows the problem of synthesizing a minimal number of gates (generators) to be reduced to a strong generating set-finding problem, that is, given a group G acting faithfully on a finite set A of size N . G is specified by means of a generating set S where each element of S is expressed as a permutation on A.
Schreier-Sims Algorithm is a poly-time algorithm [27] known in computational Group Theory that solves the strong generating set-finding problem and also go further to solve membership testing problem. Schreier-Sims Algorithm keeps computing the generating sets using cosets, by trimming down the size of the generating set at every step using a depth first search approach to keep the size of the generating set from growing too large. An implementation of Schreier-Sims Algorithm on GAP [12] has been used to find the minimal number of generators that generates a specification of a reversible circuit given that the generators of the group can represent that specification .
Given the universal gate library NFT with 12 generators as shown in Eqn.6 and the 40320 specifications for all 3-input 3-output reversible circuits. The aim of the experiment is to answer the questions shown in the aim of the paper. To answer these questions, all sub-libraries of NFT library has been generated, that is 4095 sub-libraries after excluding the identity mapping. Use every sub-library to try to synthesize a reversible circuit for the 40320 specifications, if possible, using Schreier-Sims Algorithm. The term "if possible" here means that if a specification does not belong to the group generated by a sub-library, then it is impossible for this specification to be represented as a reversible circuit using this sub-library. The process of synthesizing all possible 3-bit reversible circuits is shown in Algorithim 1. 
Specification Oriented Results
In this section, the results are organized to show a summary for the specification oriented results in Table  1 . The results related to the bounds on circuits length are shown in Tables 2, 3 , 4 and 5. Then the results related to the bounds on circuits cost are shown in Tables 6, 7, 8 and 9.   #lib  #specs  #lib  #specs  #lib  #specs  1960  29670  2263  108  2468  12  1984  216  2264  24  2496  6  2016  1746  2266  80  2525  24  2044  36  2268  12  2528  27  2080  1170  2274  12  2540  6  2085  1  2284  48  2560  27  2086  559  2287  135  2605  12  2116  540  2311  27  2624  13  2120  96  2320  210  2625  8  2122  2974  2324  24  2636  6  2128  162  2335  9  2676  12  2132  192  2348  12  2688  9  2144  78  2353  24  2689  3  2152  36  2354  12  2705  3  2176  24  2393  45  2732  6  2191  27  2412  72  2816  7  2196  96  2417  27  2880  6  2198  12  2428  24  2944  6  2217  1293  2432  11  2961  3  2218  108  2450  6  3072  3  2220  72  2455  27  3200  3  2246  12  2456  3  3264  6  2249  36  2465  3   Table 1 : There are #specs specifications that can be synthesized by #lib sub-libraries. Table 1 shows the number of sub-libraries that can be used to synthesize a circuit for a specification, for example, there are 1960 sub-libraries that can be used to synthesize a circuit for 29670 specifications. There are 6 popular specifications that can be synthesized by 3264 different sub-libraries. These 6 specifications are the specifications of F 12 , F 13 , F 23 , F 21 , F 32 and F 31 . Fig.5 shows the worst circuit representation for F 31 with 10 gates and cost = 24. This shows that any F gates can be removed from a library and be replaced by another set of generators although there might be an increase in the cost of the circuit. Table 2 shows the maximum length for the 40319 specifications, after excluding the identity. There are 3 specifications with maximum length = 7 gates and 24 specifications with maximum length = 18 gates. The average maximum length is 14.639. Table 3 shows the same results as Table 2 with more details on the cost of the maximum length, for example, there are 3 specifications with maximum length = 7 gates, the cost of two of them is 9, while the third specification has cost =11. Table 4 shows the minimum length for the 40319 specifications, after excluding the identity. There are 12 specifications with minimum length = 1 gate, these are the generators shown in Eqn.6, while there are 577 specifications with minimum length = 8 gates. These results are identical with that shown in [30] . This comes from the fact that all minimum length circuits come from using the gate library that contains all the 12 generators shown in Eqn.6. This is not true when finding a library of gates that synthesize minimum cost circuits as shown later. Table 5 shows the same results as Table 4 with more details on the cost of the minimum length circuit. Table 6 shows the maximum cost for the 40319 specifications, after excluding the identity. There is 1 specification with maximum cost = 18 and 2 specifications with maximum cost = 54. The average maximum cost is 40.759. Table 7 shows the same results as Table 2 with more details on the length of the maximum cost, for example, the length of the only specification with maximum cost = 18 is 6 gates and the length of the two specifications with maximum cost = 54 are 15 gates. Table 8 shows the minimum cost for the 40319 specifications, after excluding the identity. There are 7 specifications with minimum cost = 0, these are the cost of specifications synthesized by circuits contain the gates N 1 , N 2 and N 3 only. There are 7 such circuits starting from a circuit with only one N gate to a circuit consists of the three gates: (N 1 N 2 N 3 ). There are 2049 specifications with minimum cost = 17. The average minimum cost is 11.769. This is better that that shown in [30] , this enhancement comes from considering all sub-libraries. Table 9 shows the same results as Table 8 with more details on the length of the circuits with minimum cost.
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with length = 7 and quantum cost = 18, while searching for the best cost circuit for the same specification, the best cost circuit is (N 2 N 3 T 321 N 2 F 13 T 321 N 2 N 3 F 12 T 321 N 2 N 3 ) with length = 12 and cost = 17.
Library Oriented Results
In this section, the results are organized to show a summary of library oriented results in Table 10 . The results related to the bounds on circuits maximum length synthesized by the sub-libraries are shown in Tables 11, 12 and 13. Then results related to the bounds on circuits maximum cost synthesized by the sub-libraries are shown in Tables 14, 15 Table 10 : There are #Lib sub-libraries that can synthesize a circuit for #specs specifications. Table 10 shows the ability of a sub-library to synthesize a circuit for a specification. It can be seen that there are 1960 sub-libraries that can be used to synthesize a circuit of any specification, i.e. there are 1960 universal reversible sub-libraries from the main library shown in Eqn.6. It is shown in the previous section that the main library is the best library to synthesize a minimum length circuit, while choosing a sub-library to synthesize a minimal cost circuit is not a trivial task.
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two examples from the 1960 universal reversible sub-libraries. Table 15 continued in Table 16 shows the same results as Table 14 with more details on the cost of the circuits synthesized by these sub-libraries.
The above results show that there are 1960 sub-libraries, each can be used as a universal reversible gate library:
1. The sub-library that synthesize the best maximum length circuits is the main library, Non of the 1960 universal reversible gate libraries can synthesize a circuit with the best maximum cost which is 17 as shown in Table 8 . This best maximum cost comes from sub-libraries that are not universal, for example, the sub-library, is not universal since it can syntheise circuits for 1151 specifications only, where its best maximum cost = 17 with circuit length =7 and the maximum length = 7 gates with cost = 8.
Conclusion
By reducing the representation of the reversible circuit synthesis problem to permutation group, SchreierSims Algorithm for the strong generating set-finding problem is used to put tight bounds on the synthesis of 3-bit reversible circuits using the NFT library. Using group-theory algebraic software GAP shows that, 1. The minimum length of a circuit ranges from 1 to 8 gate(s) with average length = 5.865.
2. The maximum length of a circuit ranges from 7 to 18 gates with average length = 14.639.
3. The minimum cost of a reversible circuit ranges from 1 to 17 with average cost = 11.769.
4.
The maximum cost of a reversible circuit ranges from 18 to 54 with average cost = 40.759.
The analysis shows that there 1960 universal reversible sub-libraries from the NFT library. The upper and lower bounds on the length of the circuits come from using the universal reversible sub-libraries while the upper bound on the cost of the circuits comes from using the universal reversible sub-libraries, while the lower bounds on the cost of the circuits comes from other sub-libraries which are not necessary universal.
The same sort of analysis is applied to other libraries such as NFP, NFFr, NFPT, NFTFr and NFPFr. The tight bounds for these libraries are under preparation.
